

**BEST AVAILABLE COPY**

October 6, 2004

Case No.: AUS920000709US2 (9000/93)

Serial No.: 10/664,455

Filed: September 18, 2003

Page 2 of 7

**CLAIM AMENDMENTS:**

A listing of an entire set of claims 1-35 is submitted herewith per 37 CFR §1.121 to replace all prior versions, and listings, of claims in the application.

1-20. (Cancelled)

21. (Original) A method, comprising:

operating a microprocessor to generate a first set of at least two address bit signals, said first set of at least two address bit signals being indicative of a first cache configuration; and

operating said microprocessor to generate a second set of at least two address bit signals, said second set of at least two address bit signals being indicative of said second cache configuration of said plurality of cache configurations.

22. (Original) The method of claim 21, further comprising:

operating a microprocessor to select said first cache configuration of a plurality of cache configurations;

operating said microprocessor to provide a control signal indicative of said selection of said first cache configuration; and

operating said microprocessor to concurrently provide said first set of at least two address bit signals to a first memory device and a second memory device in response to said control signal.

October 6, 2004

Case No.: AUS920000709US2 (9000/93)

Serial No.: 10/664,455

Filed: September 18, 2003

Page 3 of 7

23. (Original) A method, comprising:

operating a microprocessor to select a first cache configuration of a plurality of cache configurations; and

subsequently operating said microprocessor to concurrently provide a set of at least two address bit signals to a first memory device and a second memory device, said set of at least two address bit signals being representative of said selection of said first cache configuration.

24. (Original) The method of claim 23, further comprising:

operating a microprocessor to provide a control signal indicative of a said selection of a first cache configuration, said operating of said microprocessor to concurrently provide said set of at least two address bit signals to said first memory device and said second memory device is in response to said control signal

25 - 28. (Cancelled)

28. (Previously Presented) A method of operating a microprocessor for supporting multiple cache configurations, the method comprising:

generating a first set of at least two address bit signals indicative of a first cache configuration among the multiple cache configurations; and

generating a second set of at least two address bit signals indicative of a second cache configuration among the multiple cache configurations.

29. (Previously Presented) The method of claim 28, further comprising:

selecting the first cache configuration during a first boot of the microprocessor; and  
communicating the first set of at least two address bit signals to a first memory device and a second memory device as an indication of the selection of the first cache configuration among the multiple cache configurations during the first boot of the microprocessor.

October 6, 2004

Case No.: AUS920000709US2 (9000/93)

Serial No.: 10/664,455

Filed: September 18, 2003

Page 4 of 7

30. (Previously Presented) The method of claim 29, further comprising  
selecting the second cache configuration during a second boot of the microprocessor;  
and

communicating the second set of at least two address bit signals to the first memory  
device and the second memory device as an indication of the selection of the second cache  
configuration among the multiple cache configurations during the second boot of the  
microprocessor.

31-32 . (Cancelled)

33. (Previously Presented) In a microprocessor including a controller and a multiplexor,  
a method of operating the microprocessor for supporting multiple cache configurations, the  
method comprising:

operating the controller to generate a first set of at least two address bit signals  
indicative of a first cache configuration among the multiple cache configurations;

operating the controller to generate second set of at least two address bit signals  
indicative of a second cache configuration among the multiple cache configurations; and

operating the multiplexor to selectively communicate either the first set of at least two  
address bit signals or the second set of at least two address bit signals to a first memory  
device and a second memory device,

wherein a communication of the first set of at least two address bit signals to  
the first memory device and the second memory device is an indication of a selection of the  
first cache configuration during a boot of the microprocessor, and

wherein a communication of the second set of at least two address bit signals  
to the first memory device and the second memory device is an indication of a selection of  
the second cache configuration during the boot of the microprocessor.

October 6, 2004

Case No.: AUS920000709US2 (9000/93)

Serial No.: 10/664,455

Filed: September 18, 2003

Page 5 of 7

34. (Previously Presented) In a microprocessor including a controller and a multiplexor, a method of operating the microprocessor for supporting multiple cache configurations, the method comprising:

operating the controller to generate a first set of at least two address bit signals indicative of a first cache configuration among the multiple cache configurations; and

operating the multiplexor to communicate the first set of at least two address bit signals to a first memory device and a second memory device as an indication of a selection of the first cache configuration during a first boot of the microprocessor.

35. (Previously Presented) The method of claim 34, further comprising:

operating the controller to generate a second set of at least two address bit signals indicative of a second cache configuration among the multiple cache configurations; and

operating the multiplexor to communicate the second set of at least two address bit signals to the first memory device and the second memory device as an indication of a selection of the second cache configuration during a second boot of the microprocessor.

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**